`timescale 1ns / 1ps

module Mux2(
    input a,
    input b,
    input sl,
    output reg out
    );
    
    always@( sl or a or b ) begin
        if( !sl )   out = a;
        else        out = b;  
    end
    
endmodule
